Abstract. This paper will focus on developing an exotic switching technique that enhances the DC-to-RF conversion efficiency of microwave power amplifiers. For years, switching techniques implemented in the 10 kHz to 30 MHz region have resulted in DC-to-RF conversion efficiencies of 90-95-percent.
INTRODUCTION
Since the Space Age began, various microwave power amplifier designsthat used Class-A, -B, and -C bias arrangements have been employed. However, a common limitation of these amplifiers is the high input power required to generate the RF/microwave power. In fact, the microwave amplifier has typically been the largest drain for the limited power available on the spacecraft because its conversion efficiency is only 10-to 20-percent. In contrast, state of the art (SOA) Low-Frequency (LF) to High Frequency (HF) amplifiers commonly attain a conversion efficiency of 80-95-percent. To achieve high efficiency in that region of the RF spectrum, a Class-D bias configuration must be used. Therefore, it seemed reasonable that a Class-D bias configuration might also produce high efficiencies in the microwave frequency band. Baxandall (Raab, 1982) first designated the Ciass-D terminology in the early 1960s while working with transistor sine wave generators from switching mode oscillators. The Ciass-D amplifier has several distinguishing characteristics:
It has both high voltage across the device and large current through the device, though not simultaneously;
It is composed of one or more transistors operating as single-pole switches; and The frequency of the output signal is the fundamental switching frequency. by taking three distinct steps. First, the transistors were modeled using the HP EEFet3 (Hewlett/Packard, 1981 -2000 model incorporated in IC-CAP (Hewlett/Packard, 1981 -2000 to extract particular transistor parameters. That information, in turn, was used in a jOmega (Hewlett/Packard, 1981- Once a complete set of data is collected for a particular device, the extraction proceeds by iteratively determining the proper small-signal model parameter values. In the governing equations, the voltages are assumed intrinsic.
The HP EEFet3 model uses intrinsic voltages to predict device performance. However, since there is no known way to directly measure or to set the intrinsic voltages, they are calculated using the parasitic resistances and inductances and the known currents.
The converged solutions are reliable and accurate. 
HEMPA Model
Most nonlinear circuit analysis programs that exist today were designed primarily for transient analysis. However, they are not often adequate when the designer needs to simulate GaAs FETs that are required to operate at high DC-to-RF conversion efficiencies --a more sophisticated model is needed. One method that works well in this arena is called harmonic-balance, as described by Qu6r6 et al. (1993) .
The harmonic-balance method is iterative in nature and is based on the assumption that, for a given sinusoidal excitation, a steady state solution exists that can be approximated with a finite Fourier series.
With the solution postulated in the form of a finite Fourier series, the circuit node voltages take on a set of amplitudes and phases for all frequency components.
The currents flowing from nodes into linear elements, including all distributed elements, are calculated by a frequency domain linear analysis.
Currents from nodes into nonlinear elements are calculated in the time domain. Generalized Fourier analysis is used to transform from the time-domain to the frequency-domain.
The jOmega simulation is the implementation of a harmonic-balance analysis.
Power
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A major obstacle to overcome in the design and development of a HEMPA dealt with the accurate division of a single harmonically rich square wave signal into two equal-amplitude, opposite-phase signals. Current divider topologies -like the Wilkinson hybrid, the radial wave power hybrid (Swift. 1988 ) and the multiport power divider using circular-sector-shaped planar components (Abouzahra, 1988 ) --are not well suited for this application due to bandwidth constraints. Furthermore, Figure 2 illustrates another reason current divider topologies fail: the output frequencies are in-phase only at Lt2 and _. .,
FIGURE 2. Normalized phase vs. frequency.
Therefore, the development of a new topology was required to propagate square wave signals more efficiently.
This new topology uses a push-pull configuration in the amplifier, which results in greater power generating capability. Furthermore, unique requirements for a HEMPA drove two significant features:
The fundamental frequency and all odd ordered harmonics must maintain their phase and amplitude relationship;
Each frequency component, normalized to the fundamental, must be phase coherent at the output.
All simulations to verify the above theory used transmission lines in the jOmega model. The simulation used two transmission lines: one that was L/2 in total length and the other being 3. in total length, where the frequency of interest was 2 GHz. Initially, ideal transmission lines were assumed, but verification of theory was also carded out using a non-ideal microstrip, since the ideal does not exist in practice. The microstripline measurements generated in the simulation were used in the layout portion ofjOmega, and the final board geometry, shown in Figure 3 , is 2.0-inches in length and 1.0-inches in width. Similar to the power divider sub-circuit, the first topology simulated used ideal models-the only exception being the transistor models. As the analysis continued, the ideal components, including resistors, inductors and capacitors, were replaced with practical models. Again, the reason for this multi-step approach was to verify several essential issues specific to a HEMPA. The first issues deals with an efficient method of converting the sine wave receiver/exciter (R/E) signal to a square-wave. Once the waveform is converted, accurate amplification of the signal can proceed. The second issue deals with the improvement of the input VSWR. Because the amplifier is in either cut-off or saturation, the input impedance varies dramatically between these two extremes.
Using standard lab test equipment, performance measurements were taken. The objective of the first experiment was to vary the drain and gate, Vd_ and V_ respectively, voltages to find the biasing arrangement that resulted in maximum efficiency with maximum gain. Vg_ was varied from -2.5 to -1.0 VDC in 0.I-VDC increments and Vd, was varied from 2.5 to 4.5 VDC in 0.25-VDC increments• The amplifier gain relative to the fundamental frequency (2250 MHz) with input power of + 10-dBm was also measured. Additionally the drain current, Id, in milliamps, was measured to determine the input DC current. Using equations (1) and (2), along with the reflected power in milliwatts was determined.
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Where Pin is the incident power (in this case +lO-dBm) and p is the reflection coefficient given by
The actual output power, from the gain and VSWR-corrected power was determined. Using equations (1) and (2), the efficiency vs. Vd_/Vg_ can be determined.
Because both the gain and efficiency of the amplifier are a function of Vd_, Vg. and Ida, one can take the values of efficiency vs. VdJVg_ and multiply them by the gain values to generate a maximum gain-efficiency plot. This is shown in Figure 5 . The result from this multiplication shows that for an approximate 10% decrease in the maximum efficiency (where V,n = 2.5 VDC, and Vg, = -3.0 VDC) an increase of 3-dB in gain (where Vd, = 3.75 VDC, and Vgs = -2.0 VDC) can be achieved. The final amplifier exhibits 9.1 l-dB of gain with an efficiency of 40.2-percent -which is quadruple the efficiency of a typical S-band amplifier. If the efficiency is considered more important than the gain then maximum efficiency of the stage could be biased for 49.5-percent efficiency, but with a gain of only 6.72-dB.
CONCLUSIONS
This paper develops the premise that microwave amplifier efficiency can be increased from the standard 10-percent to approximately 40-percent, a four-fold increase in efficiency. Proof of principle is demonstrated here through a specific 2250 MHz case study.
RECOMMENDATIONS
Overall, for a new design of a high-efficiency microwave power amplifier, the outcomes were positive. In this paper, it was shown that, at a minimum, the overall efficiency of a typical microwave amplifier can be improved to approximately 40-percent. To further exploit these results, three recommendations for future work are offered. The first recommendation is the need to increase the fidelity of the power device models. The IC-CAP software is helpful in extracting and generating the individual transistor parameters. However, since no system is completely accurate, better transistor models should be pursued. During this research, hundreds of iterations were required to generate a usable transistor model. The second recommendation is to improve on the ability of jOmega to accurately complete a simulation.
Special techniques had to be incorporated into the simulation-input file to generate meaningful results. Convergence errors needed special attention, arising from two unrelated simulation requirements.
The first requirement is highpower level simulations. As the power levels involved with the circuit are increased, there is a threshold where jOmega becomes unstable.
Second, special input file inclusions alleviated some of these problems, but each time a circuit parameter is employed, the technique has to be changed to allow a successful simulation.
The second simulation requirement is the need for bias-dependent models currently used. Currently, jOmega can only do non-linear simulations on bias-dependent devices. This is a severe limitation when trying to simulate Class-D amplifiers, where the device is in either cut-off or saturation. Some form of multiple bias levels in the model must be undertaken.
